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1.0 SCOPE 
This specification establishes the requireITlents for the perforITlance, 
design, test, and qualification of the data proces sor, a com.ponent of the 
central station data sUbsystem (see Specification AL 210100) for the Apollo 
Lunar Surface ExperiITlent Package (ALSEP), Array E. This com.ponent is 
a data handling system. that collects both digital and analog data from the 
experim.ents and other central station components, form.ats this data into a 
serial bit-stream., which is then encoded and fed to the'downlink transll1itter. 
2.0 APPLICABLE DOCUMENTS 
The following documents of exact issue shown form a part of this speci-
fica tion to the extent shown below. 










Environrnental Testing, Aeronautical and 
Associated Equipll1ent, General Specifica-
tion for 
Welding, Resistance, Alum.inum, Magne-
siull1, Non-hardening Steels or Alloys, 
Nickel Alloys, Heat Resisting Alloys, and 
Titaniull1 Alloys, Spot and Seall1 
Identification Marking of U. S. Military 
Property 
Environmental Test Methods for Aero-
space and Ground Equipll1ent 
Definition of Effectivenes s Term to Re-
liability, Maintainability, HUITlan Factor, 
and Safety 
MIL STD 889 
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Metals, Definition of Dissilllilar 
2. 3 OTHER PUBLICA TIONS 




















Acceptable Parts List 
Approved Materials List 
Array E Command List 
ALSEP Array E Component 
Non-Operating Vibrdtion Specification 
Central Sta tion Sub sy stenl Spe cifica tion 
Power Distribution Unit Specification 
COlllllland Decoder Specification 
Pa s si ve Seisll1ic Experilllent 
Lunar Ej ecta and Meteorite Experilllent 
Lunar Surface Gravillleter Experiment 
Lunar Surface Profiling Experiment 
Lunar Mass SpectroITleter Experin1.ent 
Heat Flow Experilllent 
TransITli tter Specification 
Power Conditioning Unit Specification 
ALSEP Electromagnetic Interference 
Spe cifica tion 
Mechanical 'Drawing, Data Processor 
Measurements Requirements Document 
Array E 
Reliability Program Plan Flight Array E 
BSX-1000 
BSX-13004 
2 0 302 NASA 
NHB 5300.4(lB) 
LSPO #1 
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\ 
Data Processor Specification AL 310910 
Array E 
, PAGE 4 OF 76 
DATE 15 March 1971 
Quality and Workmanship Requirements 
Thermal Plate Assembly 
Quality Program Provisions for Air 
and Space Systems Construction 
ASPO Requirements for Environmental 
Testing 












System Accessibility for Maintenance 
Separation of Redundant Paths 
Single Point Failure 
Electrical and Electronic Devices Pro-
tection from Revers e Polarity and/or 
Other Improper Electrical Connector s 
Meteroid Environment-Near Earth and 
Cislunar. 
Wire Bundles - Protective Coatings 
Protection of Electrical/Electronic 
Assemblies from Moisture Damage 
Ultrasonic Cleaning Electrical and 
Electronic Assemblies 
Application of Previous Qualification Tests 
Protective Covers or Caps for Recep-
tacles and Plug-Electrical 
Direct Procurement of Parts 
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(Copies of specifications, standards, drawings, bulletins, and publications 
required by suppliers in connection with specific procureITlent functions 
should be obtained froITl the procuring activity or as directed by the contract-
ing officer. ) 
3. 0 REQUIREMENTS 
3. 1 PERFORMANCE 
The data processor shall collect both digital and analog data froUl each 
of the experiments and analog housekeeping data from the central station in 
accordance to a pre-programmed format. The analog data shall be converted 
into an 8 bit digital word and combined with the digital data into the pre scr ibed 
telemetry format. The composite NRZ(C) serial data is then converted to 
Manchester Code (see Figure 1) for output to the downlink transmitter. 
3.2 CONFIGURATION 
The data processor shall consist of two identical digital data processors 
(DDP) and two identical analog data processors (ADP). Each ADP shall con-
tain a ninety channel analog ITlultiplexer and an analog-to-digital converter 
(ADC). DC Power switching and cross-strapping circuits shall be used so 
that either ADP can be used with either DDP. Only one DDP and ADP are 
powered at any given time. 
The data processor shall also contain signal conditioning circuitry for 
the R TD sensors and voltage and thermistor scaling resistor networks. A 
functional block diagram. of the data processor is shown in Figure 2. 
The data processor shall supply status infornlation so as to identify 
which of the redundant ADP or DDP units are operational at any given time. 
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3.2. 1 ADP Status 
The analog data processor shall generate an analog signal to indicate 
which of the two redundant portions of the ADP is operational. These volt-
ages are as follows: 
Opera tional ADP Status 
Side Voltage 
X 2.5 ± 5% VDC I 
Y , o VDC 
3. 2. 2 DDP Status 
The digital data proces sor shall generate an analog signal to indi-
cate which of the two redundant portions of the DDP is operationaL The 
voltag~s are as follows: 
Operational DDP Status 
Side Voltage 
X 2.5 ± 5% VDC 
Y o VDC 
The above ADP and DDP status analog signals shall be brought out 
to the data processor connector for connection to two of the 90 Housekeeping 
channel inputs. 
3.3 TELEMETRY FORMAT 
3. 3. 1 Data FraIne 
Each teleInetry fraITIe shall contain 64 words of ten bits each. The 
frame rate shall be 53/32 frames per second at a basic bit rate of 1060 bps. 
Except for words 1, 2, and 3, the control word, the allocation of 
the reInainder of the data words shall be completely flexible. The words 
shall be assignable to any of the expe::-iITlents or CVW and engineering data 
NO. REV. NO. 
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by means of a hard wired printed circuit matrix. By means of appropriate 
connections on the matrix, it shall be pos sible to as sign the remaining 61 
data demand signals to a total of five experiments, in any sequence, subject 
only to the following limits on the total number of words per experiment. 







Housekeeping Data 1 (Section 3 0 3. 2) 
Reserve Power Data 1 (Section 3.303) 
Command Verification 
Word 1 (Section 6. 1.2. 1) 
The sequence of words in the data frame shall be dedicated no later than 
forty-five days before delivery of the ALSEP system to NASA. The assignments 
shall be as specified in Bendix Document SE-33. 
The bit assignments for the control word are shown in Figure 3 0 A 
22 bit synchronization word is used, consisting of an 11 bit Barker Code, 
and its comple~ento The next 7 bits (23-29) provide frame identification for 
one through ninety frames for correlation of the analog multiplexer data 
(Housekeeping Channel). Each frame shall be identified by a unique binary 
number beginning with binary 1 (0000001) for frame number one and increasing 
one binary count per frame up to the eighty-ninth frame, which is identified by 
binary 89 (IOIIODI). The ninetieth frame is identified by binary 0 (0000000). 
The 30th bit provides "normal hit rate" or "s low bit rate" information 
during the first two frames of the 90 frame sequence. The presence of a 
logical one in the first frame and a logical zero in the second frame indi-
cates the normal bit rate. The presence of a logical zero in the first 
frame and a logical one in the second frame indicates the "slow hit rate" 
of operation. The 30th hit of frames three, four, and five is used to identify 
the ALSEF. The most significant bit is in the third frame with the next two 
bits being in the fourth and, fifth sequentially. The ALSEP ID number is in 
BCD form. The 30th bit of frame six through 90 will contain a logical zero. 
Bit 
t 
'fJ( WORD # 1 
• 
Data Processor Specification 
Array E 
MO. REV. MO. 
10 OF. 76 
15 Ma r ch 1971 
, . 
· . , , r~, ).' 'fI J WORD #3 ; ~, 
• < ... WORD #2, • 
· , , ~ 3- ~ 4 5_~.~8T'LI0111 1_2131415 16}71819 20'21222324252627282930' ~l111 [~ I 0 1o_f 1 r: I 0 r;GIa I 0 I 0 I i J!J 1 I 0 11 11 10 11 Ix Ix Ix I Jd~ IJ 
Barker Co-de 
~ar.le 
Barker Code and Cor."1plernent 
Frame Count 
Bit Rate 10 
ALSEP 1D 
'\,. 
I Compliment of Barker Code 
ALS£P 
Wc.rds 
1. l. and 
bits) aad Z ol 
word 1 
B1U 3 to '} inclllfHve 
of worrj.3 
Bit 10 o{~'ord 3 
Fran":e ~.hde Bit 
l 









:-:ormal data rate 
Slow data rate 
-l 
5 
X ~ D~t.a processor 
X ~ iO :-;..unber 






' 26 25 24 23 22 21 20 
Frame Count 
(0 thru 89) 
Samplesl 





Data Proces sor Specification 
Array E 
3. 3. 2 Housekeeping Frame 
I MO. I REV. MO. "AL 310910 _ I ' ~ PAGE 11 OF 76 
OAT! 15 March 1971 
There shall be 90 channels of 'engineering data subnHlltiplexcd into 
one word of the data frame. This word shall be known as the "IIousekeeping 
Word" and the 90 channels shall be known as the "housekeeping channels. II 
The Housekeeping data shall be sampled consecutively so that each 
channel shall be read out once every 90 data frames. 
The engineering data input to each channel shall be represented as 
an analog voltage between the lilTIits of 0 V and +5 V d. c. 
3. 3. 3 Reserve Power Measy.r~ment 
There shall also be one channel of engineering data lTIultiplexed into 
one word of the data frame.' This word shall be known as the "Reserve 
Power Word. II 
The reserve power data shall be sam.pled and read out into the 
downlink once in each data frame .. 
The Reserve Power Data input shall be represented as an analog 
voltage between the limits of 0 V and +5 V dc. 
The Word in the data fram.e allocated to "Reserve Power" must 
follow the "Housekeeping Words" and be separated from it by at least 25 
data words (237.8 ms). 
3. 4 OPERA TIONAL MODES 
The data processor shall be capable of three m.odes of operation as 
specified in the following paragraphs. 
304.1 Data Pro,cessor (DP) Mode 
In this mode of operation, the data processor shall collect and 
format analog Housekeeping data from the Central Station and both analog 
and digital data from all experiments except the Lunar Seismic Profilming 
Experiment (LSPE). 
MO. ~ REV. MO. 
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Each analog signal shall be sampled once eve ry 90 telementry frame 
and conve rted to an eight bit digital word. The digitized analog data and 
the digital data re formatted into a serial NRZ(C) bit stream, in accordance 
with a pre-programmed format. This serial data is then Manchester encoded, 
and outputted to the downlink t ransmitte r. 
3 .. 4. 2 LSPE Mode 
In this mode of operation, the data processor shall provide data 
shift pulses to the LSP experiment. It shall simultaneously accept formatted 
serial NRZ(C) data from the LSP experiment, Manchester encode it, and 
output it to the downlink transmitters. The data collection and formatting 
that occurs during the "Data Processor'l mode of operation shall be inhibited 
while the data processor is operating in the LSP mode. 
A comm~nded changeover from either the DP mode of operation to 
the LSP mode of operation or from the LSP mode of operation to the l!Data 
Processor" mode of operation shall occur only at a time corresponding to 
between the end of the sixty-fourth word of a data frame and the start of 
the first word of the following data frame, irrespective of the time at which 
the command was received.. If a power reset should occur, the data processor 
shall revert immediately to the DP mode of operation at the normal bit rate .. 
3 .. 4 .. 3 10.6 KBPS Data Mode 
This is an alternative mode that is provided only for use if ASE is 
flovvn on Array E. This mode has only one bit rate (10. 6 KHz). The data 
processor shall, when operating in this mode, provide alD. 6 KHz shift 
pulse to the ASE experiment and accept 10.6 KBPS from ASE experiment .. 
Ma:nchester encode it, and output it to the dOvv'11link transmitters .. 
The changeover from DP mode to 10.6 KBPS data mode or from 
10.6 KBPS data mode to DP Tn.ode can occur only at a time corresponding 
to the interval between the 64th word of a data frame and the first word of 
the following data frame. If a power reset should occur, the data processor 
shall reve rt immediately to the "DP Mode", normal bit rate8 
305 BIT RATE 
The data processor $hall be capable of operation at two bit rates, 
which shall be d~fined as "normal bit rate 11 and I! slow bit rate ".. The bit 
NO. I REV. MO • 
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rate of the output of the data processor fed to the downlink transmitters 
in each of these two bit rates, depends on the mode of operation (Paragraph 
3 .. 4) of the data processor as shown below: 
utput Data BIt Rate B ( PS) 
Mode 
Bit Rate DP LSP 10.6 KBPS 
Normal 1060 J 3533.3 10,600 
"' ........... __ ._ . ..-"..w .. _ .... i~ 
1 Slow 
The data processor shall be automatically set in the normal bit 
rate during application of +5V power, or changeover of redundant DDP 
sides.. Switchover to the slow bit rate shall occur upon receipt of the 
"slow bit rate" command (octal 007).. Receipt of the normal bit rate 
command (octal 006) while the data processor is operating in the slow 
bit rate shall return the data processor to the normal bit rate .. 
Sw:itchove r from "normal" to "slow" bit rate· shall only occur 118 
microseconds ± 0 .. 01 % before the rising edge of any frame mark. Switch-
over from "slow" to "nonnal" bit rate shall occur 236 microseconds 
± D. 01 % before the rising edge of any frame rna rk. 
The data processor shall supply 28G 8 KHz sub-bit timing pulses 
I 
to the LSP experiment, independent of the mode of operation or the bit rateG 
3.6 OPERATIONAL REQUIREMENTS 
3" 6" 1 Reliability 
Reliability shall be a prime consideration in design, development, 
and fabrication. Redundancy will be utilized in achieving the reliability goaL 
The design will provide maximuIn resistance to single-point failures. 
The data processor shall have a 0.996 probability of surviving launch, 
translunar flight and lunar surface operation (including deployment) in the 
environment specified ~n paragraph 3 .. 6.4 herein. 
The requirements of DocuInent DS-4, DS-12 and DS-13 shall apply. 
NO. REV. MO. 
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Maintainability 
Component arrangement, and accessibility features shall be 
incorporated into the design to allow efficient maintenance. The require-
ments of DS-l shall applyo 
Interchangeabilitx 
Interchangeability shall be c ompatable with the requirements 
of paragraph 3. 6. 2 herein items of equipment with the same part num.-
bers shall be physically and functionally interchangeable MIL-S70-721 
applies 0 
3. 6.4 Useful Li~ 
The data processor shall be c.apable of performing as specified 
herein for a period of two (2) years after a maximum Earth storage period 
of three (3) year s 0 
Safety 
The design shall preclude, either through elimination of causes, or 
the incorporation of protective methods or devices, the possibility of physical 
harm or injury from the hazardous effects of sharp edges and corners, the 
discharge of electrical energy, the stored energy of compressed gases, 
springs and other devices, the effects of chemical processes utilized with-
in the equipment, the effects of radiated energy or the transfer of heat to 
the external surroundings, or from accidental contact with voltages in ex-
cess of 30 volts, root mean square or direct current, during normal opera-
tion test or maintenance of the equipmento 
Environm.ental Reguirements 
The data processor shall be capable of performing as detailed in 
this specification, during or after, as applicable, being subjected to the 
most severe environmental conditions shown herein or any logical com.bina-
tion of these envi~onments applied simultaneously. Appropriate environ-
mental values are listed below for design and testing requirementso Test-
ing shall be in accordance with MIL-E-5272, LSPO #1, ATM-964 and MIL-
STD-810 as applicable, and the approved test plan. 
MO. I ReV. MO. 
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Qualification te sting 
Acceptance testing 
do Sinusoidal vibration (non-
operating) 
Qualification te sting 
Ac c eptanc e te sting 




fo Defect Detection 
Random Vibration (operating) 
-30 o C 
_30°C to +70°C (-22°F to +158°F) 
_25°C to +65°C (-13°F to +149°F) 
-55°C to +71 °C (-67°F to +159. 8°F) 
Not required 
20 g peak/II sec 
sawtooth per MIL-STD-810B 
Not required 
See Figure 4 ~:~. 
Not required 
See Figure 5 ~~ 
Not required 
Qualification testing See Figure 6 >:~ 
Acceptance testing See Figure 6 
go Humidity 
Design 
Qualification and Acceptance 
testing 
General testing (operating) 
~:~ Axis definition shown on Figure 7 
95% humidity at 70°C (158°F) for 
1 cycle per MIL-STD-810 
(non-operating) 
Not required 
59% relative humidity (max. ) 
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-30'"'C to +70°C at less 
than 1 x 10- 12 mm of Hg. 
_30°C to +70 Cl C at less 
than 1 x 10- 5 mm ofHg. 
Operate for S hours at temp-
erature extremes and ambient 
temperature (12 hour soak) .. 
-2SoC to +65°C at less than 
1 x 10-S mm of Hg. Operate 
for 2 hours at temperature 
extremes and ambient temp-
erature (5 hour soak). 
The data processor shall not be a source of interference which 
might adversely affect the operation of other lunar surface equipment~ The 
data proces s'or shall satisfy Specification AL 770000 .. 
3.7.2 OperatiQ,D. 
The data proces SOl" shall perform as specified herein when operat-
ing either independently or in conjunction with other equipment with which 
there are electrical connections, or which may be installed nearby. This 
requires that the operation of such equipment shall not be adversely affected 
by interference voltages and fields reaching it from external sources and 
also requires that such equipment shall not, in itself, be a source of inter-
ference which might adversely affect the operation of other equipment. 
These general criteria ensure that the system will meet the requirements 
of the overall system acceptance criteria, and electromagnetic compati-
bility as specified in the p~rformance specificationso In addition to these 
general requirements, the system shall satisfy the requirements of Specifi-
cation AL 7700000 
Transient_Interferenc e 
Transient or short duration interference resulting from the op-
eration of electrical or electromechanical devices shall not compromise 
the performance requirements as specified herein. 
I ~o. 
rL 310910 
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Sinusoidal Vibration 
N on- opera ting 
Figure 4 -
Axis - X, Y, Z 
Sweep Rate - 3 oct/min 
Sweep - 5 - 100 - 5 Hz 
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Figure 7 - Definition of Axes-Data Processor 
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Interference control shall be considered in the ba sic de sign. 
The de sign shall be such that before interference control components are 
applied, the amount of interference internally generated and propagated 
shall be the minimum achievable. The application of interference con-
trol components (e. g., filtering, shielding, bonding) shall conform to 
good engineering practice and, whenever practical, shall be an integral 
part of the component. 
3 0 7 0 5 
The data processor shall employ a mesh grounding system where-
in the thermal ground, power ground, and signal ground are returned to the 
sides of the csae through strips of copper on each individual PC board. Ex-
ternally, the base plate shall act as a single point return for the entire sys-
teIno Electrical contact will be made to the base plate via the case of the 
processor. A safety ground will be provided from each card, to a pin on 
the component connector. This pin will be connected to electrical ground 
through the wiring harness .. 
Filters shall be provided as required, to prevent internally gen-
erated electrical interference signals being conducted out of the component. 
3.8 DATA PROCESSOR TEST POINTS 
The data processor shall provide two test point outputs to the 
central station test connector, to monitor the Manchester encoded data 
output to the downlink transmitters A and E .. 
Buffering and protection circuitry shall be used between the 
monitored points and the test signal outputs, so that accidental connection 
of the test output to ground or the application of voltages up to ±12 volts shall 
not harm the buffering circuit, or cause the data processor to malfunctionQ 
The output signals to the te st connector s shall be the digital compliment 
of the signals to the transmitters. 
I Data Processor Specification Array E 
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3. 8. 2 Data Processor Test Point ~'. 
The data processor shall provide monitor points at its 
connector for the following signals: 
(a) ACLZP Start ADC conversion pulse 
(b) BPIZN Bit period one 
(c) CLLZP 169. 6 KHz pulse s. 
These monitor signals shall conform to the digital signal voltage levels 
interface specification of section 6. 1. 
4.0 ANALOG DATA PROCESSOR 
4. 1 CONFIGURA TION 
15 March 197 
The analog data proces sor (ADP) shall consist of a redundant 
multiplexer and analog to digital converter (ADC) circuit, and also non-
redundant signal conditioning circuits for the temperature and voltage 
monitoring circuits. As shown in Figure 8, redundancy shall be achieved 
by paralleling the inputs and outputs of each multiplexer -ADC circuit and 
by applying power to only one of the two circuits at a time. The signal 
conditioning circuits shall receive continuous power. This portion of the 
specification applie s to each unit in the analog data proce s sora 
The analog channels having signal conditioning circuitry inside 
the data proces sor (as specified in section 4) shall have their conditioned 
signals brought out to the data processor connector. This shall enable 
com.plete flexibility in the as signment of the Housekeeping channels so that 
any Housekeeping channel may be assigned to any analog signal. 
4.2 ANALOG MULTIPLEXER 
The analog multiplexer shall have 90 input channels. The multi-
plexer shall sequence and sample through all the input channels in an as-
cending numerical order starting at channel 1, corresponding to frame 1 
and advancing one channel per fraITle. During the entire period that the 
multiplexer is saITlpling channel 90 2.1. signal allowing the. generation of the 
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digital data processor to zero is generated. After channel 90 has been 
sampled, the Analog Multiplexer Advance Pulse from the digital data 
proces SOl" shall reset the multiplexer so as to sample channell and the 
sequence shall repeat. 
After sampling one of the 90 input channels, the ADC input is 
switched to the Reserve Power Channel (section 3.3.3) for the remainder 
of the data frame. During the period of the word allocated for "Reserve 
Power", the ADC shall sample the Reserve Power analog signal. The 
ADC input shall be switched back to the 90 channel MUX output at the end 
of each data frame" 
4. 2. 1 
The "off" or open circuit iITlpedance of each analog input channel 
shall be greater than 50 Megohms. The "on" or closed circuit irnpedance 
of each analog input channel shall be greater than 10 MegohITls. 
4.3 ANALOG-TO-DIGITAL CONVERTER (ADC) 
4. 3. 1 Function 
The ADC shall accept analog data from the multiplexer, 
convert it to digital data in the form of an eight bit word and transfer it 
serially to the digital data processor. 
4.3.2 
The ADC shall present 10 bits of NRZ (C) serial data to the DDP 
upon a format generator demand. The fir st two bits shall be filler bits 
and shall always be digital zeros. The following eight bits shall be the 
digital data word with the ITlost significant bit (MSB) in the bit 3 position 
and the least significant bit (LSB) in the bit 10 position. 
4.3.3 Performance 
The following spec ifications shall apply independantly to each 
redundant ADC. 
Input impedance 
Conver sion ti:rne 
>10 Megohms 
< 140 fJ. sec 
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Analog accuracy 
Quantizing level 
Quantizing er ror 
Output form.at 
Resolution 
Max. input voltage range 
Operational input voltage range 
± 0.3% 
20 mV 
± O. 5 bit 
Serial 
8 bits 
-12 V to +12 V 
o to +5 V 
,DATE 15 March 197 
The ADC input voltage to output signal relationship shall be as shown in 
Figure 9. 
4.4 RTG THERMAL SENSOR SIGNAL CONDITIONING CIRCUITS 
4.4.1 
Each R.TG Therrrlal Sensor Signal Conditioning Circuit shall be 
as shown in outline form in Figure 10. The data processor shall contain 
six such circuits. These circuits are not redundant. 
Three of the am.plifier s shall be used in as sociation with the 
cold sensor elements, and the remaining three shall be associated with 
the "hot" sensor elem.ent. Each amplifier shall produce a DC output 
voltage proportional to the resistance of its associated sensor. The ampli-
fiers shall have electrical performance characteristics as given below: 
Cold Sensor Amplifier 
Sensor resistance range: 1670Q to 2080Q 
Output voltage range: O. OV to 5. OVDC 
Gain:!' 02 V ± 1 % per &l=\ = lOOQ 
Calibration: 2. 30V ± 250 Mv @ R sensor = 1870Q 
Output voltage temperature stability ± 100 MV 
Hot Sensor Amplifier 
Sensor resistance range: 2975Q to 3350Q 
Output voltage range: 0 to 5. OVDC 
Gain 1. 05V ± 1 % per .6.R = lOOn 
Calibration 2b 35V ± 250 MV (ro R sensor::: 3175r2 
Output voltage temperature stability ± 100 MV 
~ I'!!U. lIUfV. MO. 
AL 310910 
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FIGURE 9 ADC CHARACTERISTIC 
NOMINAL 
VOLT[I,CE 
0 0000 -0.0038 11110 0 .. 5807 
1 DDOOOOOl 0.0098 11111 0 .. 6003 
2 00000010 0.0295 32 00100000 0.6200 
3 00000011 0.0492 33 00100001 0 .. 6397 
4 00000100 0.0588 34 00100010 . 0" 6 594 
5 00000101 0.0885 35 00100011 0.6791 
6 00000110 O .. lOB2 36 00100100 0.6988 
7 00000111 001279 37 00100101 007185 
8 00001000 0 .. 147G 38 00100110 0.7381 
9 00001001 0.1673 39 00100111 0.75'78 
10 00001010 0,,1870 40 00101000 0.7775 
11 00001011 0 .. 2066 41 00101001 Oq79 
12,; 00001100 0 22f)3 ~2 00101010 0.8169 
13 00001101 0.2460 43 00101011 0.8366 
14 00001110 0.2657 44 00101100 0.8562 
15 00001111 0.21354 45 00101101 0.8759 
16 00010000 0 .. 3051 46 00101110 0.8956 
17 00010001 0 .. 3248 47 00181111 Oe91S3 
18 000100)0 0.3414 48 00110000 O~9350 
19 00010011 0.3C11 49 00110001 0.9547 
20 00010100 0.3838 50 00110010 0.9744 
21 00010101 0.4035 51 00110011 0.9 
22 00010110 O~423L 52 00110100 1.0137 
23 00010111 O.4t.1~9 53 00110101 1.0334 
24 00011000 0.4625 54 00110110 1.0531 
25 00011001 0.1822 55 00110111 1.0728 
2G 00011010 0.5019 56 00111000 1.0925 
27 000 1 Hl11 0.:)216 57 00111001 1.1112 
28 00(11)00 0054 58 001J.1010 1.1318 
I HO. REV. MO. 
i' 
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BINARY NOMINAL BINARY VOLTAGE 
60 90 
61 91 0101 
62 92 01011100 1$80 1 
63 00111111 1.2303 93 01011101 1~8208 
64 01000000 1. :1.1199 9t1 01011110 J ,8 /10 S 
65 01000001 1 .. 2696 95 01011111 1.8602 
66 01000010 1.2893 96 01100000 1,8799 
67 01000011 1.3090 97. 01100001 lw8996 
68 01000100 1.3287 98 01100010 1.9192 
01000101 1.3484 99 01100011 1.9389 ' 
70 01000110 1 .. 3681 100 01100100 ' 1 ~ 9586 
71 01000111 1 381'7 101 01100101 1~9783 
12 01001000 1.4074 102 01100110 1.9980 
73 0'1001001 1 .. 4271 lV0 01100111 2.0177 
74 01001010 1.4468 104 01101000 2 .. 0373 
75 01001011 1.4G65 105 01101001 2 .. 0570 
76 01001100 1.4862 106 01101010 2.0'167 
77 01001101 1. 50 59 107 01101011 '2.0964 
78 01001110 1.5255 108 01101100 2.1161 
79 01001111 1 e 5452 109 01101101 2.1358 
80 01010000 1.5649 110 01101110 2.1555 
81 01010001 1.58 116 111 01101111 2.1751 
82 010 OOID 1.6043 112 01110000 2.1918 
83 01010011 1.6240 13 01110001 2.2145 
84 01010100 1.6436 114 OlU 0010 2.2342 
85 01010101 1.6633 115 01110011 2 2539 
86 01010110 1.$830 116 01110100 2.2736 
87 01010111 1.7027 117 01110101 2 2933 
88 01011000 ] • 7224 1 8 01110 ] 0 2.3129 
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11100100 4 .. 4783 
11100101 4 0 4980 
11]00110 <10 5177 
11100111 4.5373 
11101000 4.5570 






I DECIMAl BINARY 
240 11110000 
241 11110001 
242 1 11110010 
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4. 4. 1. 2 Calibration 
Each RTG temperature seLsor am.plifier circuit shall be matched 
with and calibrated for its corresponding sensor in the RTG fraIne. Cali-
bration curves for each sensor are supplied by the manufacturer and shall 
be combined with the corre sponding am.plifier characteristic curve to pro-
duce an overall calibration curve for each sensor -am.plifier combination. 
The relationship between the output voltage of each circuit and the tem-
perature of its sensor· shall be accurate, over the 200· F operating temperature 
range to within ± 5" F. 
4.5 VOLTAGE CALIBRATION AND MEASUREMENT NETWORKS 
The data proces sor shall contain voltage divider networks so as 
to provide two calibration voltages to the ADC and also measure four dc 
supply voltages. 
4. 5. 1 Calibration Networks 
;0.... ~ ''':;Ir'"''_~'w.~-'-
contain a precision voltage divider net-
work for the purpose of verifying the ADC calibration. The characteristic s 
of this network are as follows: 
Calibration Point Output Voltage 
CAL HI 4.750 V ± 0.5% 
CAL LO 0.25 V ± 0.5% 
4~ 5.2 
The data processor shall contain resistance divider networks to 
scale down the DC voltages in the central station to within the input range 
of the ADC. The networks shall be protected, so that a failure in the net-
work shall not cause a voltage input to the ADC th:a.t is greater than ± 12 VDC. 
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4. 5. 3 Thermistor Net~.k..s_ 
Nominal Output 
4. 120V ± 2% 
4. OV ± 2% 
4. OV ± 2% 
4. 167V ± 2% 
Effective Input 
Scaled Range 
o to 35V 
o to 15V 
-9 to -15V 
o to 6v 
The data proces SOl' shall contain two temperature measuring cir-
cuits. The thermistor sensor of one circuit shall be mounted on a circuit 
card, near the geometrical center of the package. The other 
sensor shall be attached to the geometric center of the inside surface of the 
base plate. Both sensor circuits shall be capable of sensing temperatures 
in the range of -50" F to +210· F to within an accuracy of ± 10%. 
The data proces SOl' shall contain resistors connected between the 
continuous +12 Volt supply line, and the part of each of any temperature 
measuring sensors located externally. 
A total of eight 3010Q ±l% resistors shall be associated with 
narrow range (-50·F to +210°F) sensors. These resistors shall be assigned 
to the following temperatu.re measuring sensors. 
1. LSPE Internal Temperature 
2. Thermal Plate #1 Temperature 
30 TherITlal Plate #2 Telnperature 
4. Thermal Plate #3 Temperature 
5. TherITlal Plate #4 Temperature 
6. !herrnal Plate #5 Temperature 
70 LMS Temperatur e 
80 Thermal Bag Inner Multilayer Temperature 
Data Processor Specification 
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A total of ten 5900Q ± 1 % resistor shall be associated with wide 
range (-300 8 F to +300"F) sensors and assigned to the following temperature 
Ineasuring sensor s. 
10 Sun shield # 1 
2.. Sunshield #2 
3. Thermal Bag Outer Multilayer Temperature 
4. Primary Structure # 1 
5. PriTIlary Structur e #2 
6 0 PriTIlary Structure BottolTI 
7. Prinlary Structure Rear 
8 0 PriITlary Structure Front 
9. Power' Dump Module 
The circuits for these sensor s shall be as shown in outline form 
ln Figure 11. 
4.6 FAILURE PROTECTION 
All input circuits to the analog data processor, except for the 
power lines (which are specified separately) shall be designed so that the 
presence of an open circuit on one or more lines shall cause no permanent 
damage to any part of the analog data processor. 
5.0 DIGITAL DATA PROCESSOR (DDP) 
5.1 CONFIGURATION 
The DDP shall be a fully redundant systell1 in which two identical 
units are connected in parallel as shown in Figure 12. Only one unit shall 
be powered at any given time. The DDP shall collect and format all digital 
data froIn the experiments, the comTIland decoder and the ADP. It shall 
generate timing pulse s to synchronize the operation of all digital circuits 
in the ALSEP systeIn. 
5.2 TII\/lING SIGNALS 
The DDP shall generate the followtng timing signals. 
a. Data Shift pulses 
h. Data Demand Pulse 
Data Processor Specification 
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RA I ~------~i'>~~--------------------------~<~"--~ 
+lZV 
~------------~~I>~--------------------------~<m.------------.. Multiplexer Input (HK= n ) 
a) Narrow Range (_50o F to +ZlOoF) Type I Circuit 
~c--------~~~.:==J 
Multiplexer Input (HK=- n) 
b) Narrow Range (-50°F to +ZlOOF) Type II Circuit 
Multiplexe r Input 
c) Wide Range (-300°F to +300 0 F) Circuit 
DATA PROCESSOR I I CABLE I COMPONENT 
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FIGURE 12 DIGITAL DATA PROCESSOR 
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Frame Mark Pulse 
Even Frame Mark Pulse 
CWE Clock (Com:mand Decoder Only) 
Control Word Three (Com.mand Decoder Only) 
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The timing relationship between the above pulses shall be as shown in 
Figure 13. 
go LSPE Sub-bit Timing Pulses 
h. LSPE Data Shift Pulse 
The timing relationship between the above two pulses shall be as shovvn in 
Figure 14. 
503 DIGITAL DATA TIMING 
The DDP shall accept digital input data on the positive gOi~lg edge 
of the data shift pulse. The experilTIent m.ust provide digital levels that re-
:main constant at the input connector of the data proces sor for a m.inimum. of 
125 :milliseconds before and 25 ITlilliseconds after the rising edge of the 
data shift pulse. 
6.0 INTERFACE 
The data processor shall interface with the Experiments of the 
ALSEP system and the following Central Station Data Subsystem Com.ponents: 
Com.mand Decoder 
Power Conditioning Unit (peU) 
Power Distribution Unit (PDU) 
T ransm.itters 
Receiver 
Electrical connection with the central station and the exper iments 
shall be made through a single 244 pin Hughes connector mounted on the 
data processor. Pin Assignments are listed in Table 1. Th~ electrical 
interface to the central station test connector shall be as specified in Section 
3. 5. All other electrical interfaces shall be as specified below: 
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(57,600 data bits) 
32 ~ I n x 53 Sec 
L «J ~ 
64 
n x 53 Sec 
64 DO Pulses in one frame 
. 
Data Gate Pulse n n, ~' '----4 ~S 
n = 1 for Normal Mode 
n = 2 for Slow Mode 
t = n xlI 8 P S ± O. 0 1 0/0 
I ;~~e b~to~ 
, f 
I 
Data Processor reads data on positive going edge of data shift pulse 
· :< ,,-~,,-~,,~--, -- 9.4 x n mS (80t) ~: 
• I 
Data Gate_Pulse __ .J n p 
I ~----------------
· 





Data Shift Pulses ~2~",,-e-I 
FIGURE 13 DATA PROCESSOR TIMING AND CONTROL SIGNALS (ALL TIMING ±O. 01%) 
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FIGURE 14 LSPE TIMING PULSES (ALL TIMING ±O. 01%) 
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6. 1 COMMAND DECODER 
The data processor shall transITlit digital signals to, and receive 
both digital and analog signals froITl the COITlITland Decoder. 
The characteristics of these analog and the digital signals at the 
data processor connector shall be consistant with the requireITlents of 
AL 310810 and as specified below: 
6. 1. 1 Analog Signals 
The data processor shall receive the following analog signals from. 
the cOITlITland decoder. 
a. Command Decoder A Temperature Telemetry 
b. Command Decoder B Temperature Telemetry 
c. Repeated Commands Enable Status Telemetry 
do Uplink Delay Status 
These analog signals shall conform to Section 3. 3. 2. 
6. L 2.1 Conunand Decoder to Data Processor 
, "'._h_........ "_ ...... , .......... ~ .... .." ..... , ,.~_ ..... _., ...... , '"_''' .,. _* 'r 4'", •• -. ..,.t., .. ,...-.-.". " •. ~- ~ . ~< ~ .. 
The data processor shall receive the following digital signals froITl 
the comITland decoder. In accordance with the Array E Command List ATM-930. 
a. COITlmands 
The data processor shall receive four comITlands froITl the 









DP ForITlatting On 
Normal Bit Rate On 
Slow Bit Rate On 
LSP For!natting On 
Each cornITland shall be a negative going pulse with charac-
teristics as shown in Figure 15. 
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FIGURE 15 PULSES FROM COMMAND DECODER TO DATA PROCESSOR 
>:<Shown for Timing Reference Only, Signal originates in the Data Processor 
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b. Command Verify Word (CVW) 
The CVW shall be a ten bit serial word with characteristics 
as shown in Figur e 15. 
c. Verification Word Enable (VWE) 
The VWE pulse shall enable the DDP so as to be able to 
transmit a data demand pulse to the Command decoder. The 
characteristic of the VW"E pulse shall be as shown in Figure 140 
d. Experim.ent For:matting Required (EXF) 
The EXF pulse shall cause the DDP to switch from the "normal 
:mode 11 of operation to the "high data rate" :mode of operation. 
The characteristics of the EXF pulse shall be as shown in 
Figure 14. 
These interface signals shall not contain rise time control com.ponents and 
shall conform to the circuitry shown in Figure 160 
The DDP shall transmit the following digital signals to the Command 
Decoder without the use of rise time control components. 
a. Data De:mand Pulse 
b. Data Shift PuIs e s 
c. CWE Clock 
do 90th Frame Mark Pulse 
e. Control Word Three 
The characteristics of these signals sha.ll be as shown in Figure 17. 
These interface' signals shall not be rise time controlled. The electrical 
interface circuitry shall conform to the circuitry shown in Figure 16. 
6.2 POWER CONDITIONING UNIT (PCU) 
The data processor shall receive the following analog signals from 
the peu. 
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Component Cable Component 
PWR 
1) All circuits shall be TI/National 54L Series 
2) Only one Data Processor and One Command Decoder shall be powered at 
any given line 
3) A digital" 1" level is a voltage level of between +2. 4V and +5. 5V 
4) A digital "0 II level is a voltage level of between O. OV and +0. 4V 
FIGURE 16 DATA PROCESSOR-COMMAND DECODER ELECTRICAL INTERFACE 
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. 
, 
Data Shift Pulses U 2~~ "~=-1 I '1 r SS 
I 
Data Demand Pulse 
(CVW Only) 
~""'li: 
Word Three Pulse ... ' ~,_"''''''9i'lOB ~'i~ '~'_, 
I I 
THRZN (Word 3 only) -+! t :~ • r 
--_.11._ ,.; . n_ II : Da ta Ga te ~:~ 
Frame Mark Pulse~:( Jl" _ ._. ...44. 
~ ______ ~2C~W&_. am mmrrm : ~ ~~_ J 
" 
90 Frame . __ I Pulse 
_". ~ :mr~~~~ @'=' .• 
n == 1 in no rmal rl10de n = 2 in slow mode 
,I, 
"'These signals not sent to command decode, they are shown for tilUing reference only. 
FIGURE 17 DATA PROCESSOR OUTPUT SIGNALS TO COMMAND DECODER 

















FCU Regulator #1 Temperature Telemetry 
PCU Regulator #2 Temperature Telem.etry 
PCU Input Voltage VI Telemetry 
PCU Input Current Telem.etry 
APM Status Telemetry 
APM #1 Temperature Telem.etry 
PCU Input Voltage V2 Telemetry 
APM #1 Power Telemetry 
APM #2 Temperature Telemetry 
Reserve Power Telemetry 
APM #2 Power Telemetry 
DATE 15 March 1971 
These analog signals shall conform to Section 3. 3. 2., and shall 
be consistant with the requirements of AL 510100. 
6.3 POWER DISTRIBUTION UNIT (PDU) 
The data proces SQr shall receive operating power and analog 
signals froll} the PDU, these signals shall be consistant with the require-
ments' of AL 310200. 
6.3.1 The Data processor shall receive the following supply voltages 
froITl the PDU. 
a. +5V Continuous Power 
b. +SV Power for ADP-X 
c. +SV Power for ADP- Y 
d. +SV Power for DDP-X 
e. +SV Power for DDP- Y 
f. +12V Continuous Power 
g. +12V Power for ADP-X 
ho +12V Power for ADP- Y 
i. -12V Continuous Power 
J. -12V Power for ADP-X 
ko -12V Power for ADP- Y 
l. +29V Continuous Power 
The tolerances on, and the power consum.ption from, the above 
power supply voltages shall be as specified in Section 7. 1. 
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6.3.2 The data processor shall receive the following analog signals 
from the PDU. 
a. Uplink Status Telemetry 
b. Experiments 1 & 2 Power Status Telemetry 
c. Experiments 3 & 4 Power Status Telemetry 
d. Exper iments 5 & 6 Power Status Telem.etry 
e. ADP Reset Relay Status Telemetry 
f. PDM Status Telemetry 
g. PDU A Temperature Telemetry 
h. PDU B Temperature Telemetry 
These analog signals shall conform. to Section 3.3.2. 
6. 4 TRANSMITTERS 
The data processor shall send Manchester encoded data (Figure 1) 
to both down link transmitters simultaneouslyo The input impedance of each 
transmitter shall be no lower than the equivalent of one low power TT L gate. 
The da ta proce s sor output voltage s shall be a s follows: 
Digital "1": 2.4 to 5.5 VDC at a supply current level of 75 micro-
amperes. 
Digital "0": 0.0 to 0.4 VDC at a maximum sink current capability 
of 1. 5 Mao 
The data processor shall also receive the following analog signals 
from each transmitter. 
a. Transm.itter 17 Volt Regulator Telemetry 
b. Transmitter 25 Volt Regulator Telemetry 
c. Transm.itter Case Temperature Telemetry 
d. Transm.itter Hot Spot Temperature Telemetry 
These analog signals shall conforrn to Section 3. 3. 2. The require-
ments of this interface sha;!l also be constant with docum.ent AL 310400. 
6. 5 RECEIVER 
The data processor shall receive the following analog signals 
from. the receiver. 
a. Receiver Case Temperature Telemetry 
b. Receiver A Input Signal (age) Level Telemetry 
c. Receiver n Input Signal (age) Level Telemetry 
These analog signals shall conforrn to Section 3. 3. 2. 
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6. 6 EXPERIM-ENTS (EXCLUDING LSPE) 
The data processor shall provide digital timing and control 
signals to a variety of experiments. The signals required by each of 
the experiment candidates for Array E (except LSPE) at the date of 
release of this document are as shown in Figure 18. Since there are 
more experiment candidates than places available, on Array E the maxi-
mum number of outputs for each signal are also shown in the same 
figure. 
The data processor shall be capable of accepting both digital 
and analog data from each of the experiment candidates. The data 
processor shall accept any number of analog signals from an experiment 
provided that the total sum of all the analog channels from both the ex-
periments and the Central Station Data Subsystem does not exceed 90. 
The analog signals shall conform to Section 3. 3. 2. 
The data processor can accept digital data from an array of 
up to six experiments (including LSPE). 
All digital signals to any experiment (with the exception of 
LSPE) shall be rise time controlled as specified in Figure 19. The inter-
face between the data proces sor and an experiment or between an exper i-
ment and the data processor shall be as shown in Figure .19. Analog and 
digital interfaces shall be consistant with documents AL 270000, AL 900130, 
AL 900133, AL 900131, AL 280000 and AL 900132. 
6.7 LSP EXPERIMENT 
The data processor shall accept both analog and digital signals 
from the LSP Experiment. The data processor shall also transmit 
digital timing signals to the LSPE. The signals at the DP-LSPE Interface 
shall be as follows. 
6. 7. 1 Data Proces sor to LSPE 
The DDP shall transmit timing pulses to LSPE as specified in 
Section 5. 2. The timing relationship between these signals shall be as 
shown in Figure 14. The electri cal interface shall be as shown in Figure 
18 except for the 28 KHz sub -bit timing pulse. This signal shall not be 
rise time controlled, and wi.!l be identical to the electrical interface shown 




Frame Mark Pulse 
90 Frame Pulse 
Data Demand Pulse 
Data Shift Pulses 
Even Frame Pulse 
~ .... %ffl'!'V!P5£tt1.~ 
Da ta Gate PuIs e 
Digital Data 
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Data Processor Specification 
Array E 
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1 1 5 







1 1 5 
FIGURE 18 EXPERIMENT TIMING PULSE REQUIREMENT SUMMARY 
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a) Experiment to Data Frocessor 
I = 215p A < max 
C 
Imax = 75pA 
b) Data Processor to Experiment 




I = 75JAA 
max F' 
1) All input/ output circuits shall be TI/ National 54L series or equivalent 
except PSE and HFE which are Fairchild LPDT,ML series. 
2) Only one Data Processor will be powered at any time. 
3) A digital "1" level is a voltage level of between +2. 4V and +5. 5V dc. 
4) A digital "0" level is a voltage level of between O. OV and +0. 4V dc. 
5) Fan Out and Fan In shall be restricted as shown in this figure. 
6) The rise time control elements, Rand C shall be selected so as to provide 
rise and fall times of the order of between 2 to 10,uS (10-90%) on all pulses, 
except LSPE SBJZP pulses which shall have no rise time control network, 
but shall be a shielded inter-connection. 
FIGURE 19 DATA PROCESSOR-EXPERIMENT INTERFACE 
Data Proce s sor Spec ification 
Array E 
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6.7. 2. 1 pigital Data 
The data proces sor shall accept digital data from the LSPE. 
The electrical interface shall be as shown in Figure 19. 
6.7.2.2 ~na~~_~~t~ 
The data processor shall accept analog signals from the 
LSP. The analog signals shall conform to Section 3. 3. 2. The data 
processor shall accept any number of analog signals from the LSPE pro-
vided that the sum of all the analog channels from both the exper irnents 
and the Central Station data subsystem does not exceed 90. 
7.0 ELECTRICAL POWER INTERFACE 
7.1 POWER REQUIREMENTS 
The total power drawn by the data processor from each supply 
line shall not exceed the maximum values shown below. 
Voltage . 
Power (mw) No. Voltage Function Tolerance 
1 +5V Continuous ± 10% 5 
2 +5V Switched DDP ±10% 750 
3 +5V Switched ADP ± 10% 325 
4 +12V Continuous ± 5% 850 
5 +12V Switched ADP ± 5% 140 
6 -12V Continuous ± 10% 30 
7 ... 12V Switched ADP ± 10% 420 
8 +29V Continuous ± 10% 15 
TOTAL POWER 2,535 Mw 
7.2 POWER SUPPL Y RETURNS 
All dc power returns shall be connected to chassis. 
7Q 3 NOISE ON THE POWER SUPPLY LINES 
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7.3. 1 Ripple 
The ripple voltage on each of the power Hne s at the data pro-
ce s sor connector shall not exceed 100 mV (peak-to-peak) for an available 
ALSEP reserve power within the range of O. 5 to 32 watts. 
7.3.2 Power Supply Transients 
The data proces sor shall not be permanently damaged by trans-
ients occurring on any or all of the power supply lines. Transients rnay 
occur simultaneously or independently. The magnitudes of these transients 
shall be as given below. 
A positive transient on any supply lines shall not cause the volt-
age on that supply line to exceed the following maximum value s for any 
period of time. 











A negative transient on any supply line shall not cause the voltage 
on that supply line to fall below O. 0 V for any period o! timeo 
7. 3. 3 Noise Feedba..c.k.. 
The noise generated within the data processor (feedback noise) 
shall not exceed 100 mV peak-to-peak on any power supply voltage line 
when measured at the data proces sor connector by means of a probe have 
an impedance greater than 1.0 Megohms. 
7.4 FAILURE PROtECTION 
1'40. REV. HO. 
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7. 4. 1 O..,Een Circuit Protection 
The data proces sor shall be designed so that the presence of 
an open circuit on one or more of the power supply input lines shall cause 
no permanent damage to any part of the data processor. 
70 40 2 Overload protection shall be provided for each of the power 
supply lines listed in Section 70 1. Each continuous supply line shall be 
protected by its own series circuit breaker. The power to the redundant 
sides shall be provided by a circuit of the form. shown in Figure 20. The 
circuit breaker relay action for each power supply line is such that power 
is transferred from the operating section to the redundant standby section 
by the relay operation. 
8. 0 MECHANICAL AND THERMAL DESIGN AND CONSTRUCTION 
8. 1 MECHANICAL DESIGN 
8. 1. 1 
The volum.e of the data processor shall not exceed 120 cubic 
inches. 
8. 10 2 Form Factor 
The Data Proces sor shall l)e approximately 2. 8 inches x 4. 5 inches 
x 7.75 inches, and shall be physically constructed as shown in Bendix Drawing 
2349200. 
8. 1. 3 
The weight of the data processor shall not exceed 4.3 pounds. 
80 104 
The data proces sor shall be capable of mounting on a Central 
Station Thermal Plate per Bendix Drawing BSX13004. 
802 THERMAL INTER.FACE 
Power 
Supply 
Data Processor Specification 
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AL 310910 
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FIGURE 20 POWER SUPPL\", OVERLOAD PROTECTION CIRCUIT FORMAT 
I NO. REV. NO. 
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8.2. 1 Heat Transfer 
The data processor shall conduct heat to the Central Station 
Thermal Plate which shall be a temperature of between 86·F and 158 0 F. 
8.2. 2 Component Temperat~x_~ .. ~ 
All semiconductor s used in the data proce s sor shall operate at 
a junction temperature of less than 212·F~ 
8. 2. 3 9.Eerating and Storage Temp~E?-tl;!L~~ 
The operating and storage tell1peratures of the data proces sor 
shall be as specified in Section 3.6. 6. 
8. 3 IDENTIFICA TION AND MARKING 
The data processor shall be marked for identification in accordance 
with Standard MIL-STD-130. 
8. 3. 1 Identification and Mar king Data 
The identification and marking shall include but not be limited 
to the following: 
a. No:m.enclature 
b. Part Number 
c. Serial Number 
d. Identification Number 
9.0 PARTS AND MATERIALS 
All materials sJ1all be selected from. the ALSEP Approved Materials 
List ATM-242 (E). 
All parts shall be selected in accordance with the Acceptable 
Parts List - ATM-241 (E). 
All parts and materials shall be compatible with the intended use 
and environment requirements specified in 3. 6 herein. 
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90 1 PARTS 
9. 1. 1 Standard Parts 
NASA Standard parts, Air Force -Navy (AN) or Military Standards 
(MS) or joint Air Force-Navy (JAN) shall be used where available and 
appli.cableo 
9. 1. 2 Standardization 
Maximum economic standardization of parts and components 
shall be provided. Where i.dentical or similar functions are perform.ed in 
more than one application within the system, efforts shall be made to use 
only one de sign for all system applications. 
9.103 Parts Procurement 
The requirements of PS-B and PS-ll (excluding part C) shall 
apply. Bendix shall be capable of identifying at any time the manufacturer s 
lot froITl which any part has been procured. 
902 MATERIALS 
Any material used in this fabrication of a component shall be of 
the highest quality cornpatible with design requirements specified herein. 
The following types of materials in general shall not be used without the 
prior written approval of NASA: 
a. Flammable materials 
bo Toxic materials 
c. Unstable materials 
do Plastic - (only epoxy resin-·based compounds p teflon, and 
mylar shall be used) 
e. Dis similar metals in direct contact which tend toward active 
electrolytic or galvanic corros ion. 
MO. REV. NO. 
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9. 2. 1 Moisture and Fun~us Resistance 
Materials which are not fungus nutrients shall be used whenever 
possible. The use of materials which are fungus nutrients shall not be 
prohibited inside herT?etically sealed assemblies and in other accepted and 
qualified uses such as paper capacitors and treated transformers. If it is 
neces sary to use fungus nutrient materials in other than such qualified 
appli.cation, these materials shall be treated with a process that will render 
the resulting exposed surface fungus resistant. 
9. 2. 2 Corrosion of Metal Parts 
Metals shall be of a corrosion-resistant type or suitably treated 
to resist corrosive conditions likely to be met in storage or normal service. 
Unlesss suitably protected against electrolytic corrosion, dissimilar metals, 
as defined in Standard MS 33586, shall not be used in direct physical contact. 
9. 2. 3 WorkmanshlE...-
The data proces sor shall be constructed, finished, and as selTIbled 
in accordance with BSX 1000. 
9.3 STANDARD PROCESSES 
9. 3. 1 Protective Treatment 
All materials used which are not inherently corrosive-resistant 
shall be treated to resist any corrosive effects resulting from environrnental 
conditions specified herein. Protective coatings shall not crack, chip, peel, 
or scale with age when subject to the environmental extremes specified. The 




NASA Publication NHB 5300.4{3A) shall apply for hand soldering 
of all electrical conne ctions. 
9. 3. 3 
Resistance welding (spot and seam) shall conform to Specifi cati on 
MIL-W -6858. 
90 3.4 
Data Processor Speci.fication 
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Ultrasonic Cleaning 
The requirements of PS-6 shall apply. 
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Connection List for prirne array, with LSG. Asterisks mark changes for alternate array with :t:>SE. See 
separate PSE lisL 




RTG H-ot Frame #1 Temp. Sensor Input 
2 RTG Hot Frame #1 Temp. TLM (HK-06) 
3 R TG Hot Fram.e #2 Temp. Sensor Input 




RTG Hot Frame #3 Temp. Sensor Input 
RTG Hot Frame #3 Temp. TLM (HK-52) 
RTG Cold Fram.e #1 Temp. Sensor Input 
8 RTG Cold Frame #1 Temp. TLM (HK-07) 
9 R TG Cold Frame #2 Tem.p. Sensor Input 
10 RTG Cold Frame #2 Temp. TLM (HK-67) 
11 R TG Cold Frame #3 Temp. Sensor Input 














PDU "A" Temperature TLM HK-62 
PDU ItBI! Temperature TLM HK-63 
UPlink Status and Power Routing T LM 
peu Reg. #2 Tempo TLM 
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TAB'LE I (CONT'D) 
FUNCTION 
EXP #3 and #4 Power Status TLM 
EXP #5 (and #6) Power Status TLM 
+ 5 Volt Monitor Output (HK-65) 
+ 5 Volt TLM (HK-65) 
Start ADC Conversion Pulse (Test Point) 
1006KHz Pulses (Test Point) 
Sub-bit Timing Pulses for LSP (28 KHz) 
(Clock Pulse Signal No.2) 
Experiment Data Formatting Required (EXF) 
Slow Bit Rate Cmd (Octal 007) 
Normal Bit Rate Crrld (Octal 006) 
Third Word Pulse, Multi-format Cormnutator 
Verification Word Enable (VWE) 
Ninetieth Frame Pulse To CD 
Command Verification Word (CVW)- Digital 
Data 
CWE Clock 
LSP Form.atting ON Cmd (Octal 011). 
Data Shift Pulses to CD 
Data Demand Pulse to CD 







































































































Data Processor Specification 76 Array E 
arch 1971 
a.L 
TABLE I (CONT'D) 
CONNECTS TO: REMARKS 
PIN FUNCTION CODE UNIT CNCTR PIN ORIGIN AND NOTES 
39 HFE Supply Voltage #1 TLM HK-29 Panel 70 40 HFE 
40 HFE Supply Voltage #2 TLM HK-45 Panel 70 39 HFE 
41 HFE Supply Voltage #3 TLM HK-55 Panel 70 25 HFE 
42 HFE Supply Voltage #4 T LM HK-74 Panel 70 28 HFE 
43 HFE High Conductivity Heater Power Status HK-57 Panel 70 27 HFE 
44 HFE Low Conductivity Heater Power Status HK-75 Panel 70 11 HFE 
45 RTG (PCU Input) Voltage VIA TLM HK-08 PCU 12 9 PCU 
46 PCU Input Current A TLM HK-05 PCU 12 27 PCU 
47 A PM Status T LM HK-76 PCU 12 44 PCU Bi-State 
48 APM #1 Temp. TLM lIK-61 PCU 12 43 PCU 
49 PCU Reg. #1 Temp. TLM HK-77 PCU 12 42 PCU 
50 Re serve Power A Input PCU 12 41 PCU 
5] RTG (PCU Input) Voltage V2A TLM HK-11 PCU 12 40 PCU 
52 APM #2 Temp TLM HK-64 PCU 12 39 PCU 
53 APM #1 Power TLM HK-35 PCU 12 38 PCU 
54 AN-iF #2 Power TLM HK-56 FCU 12 37 PCU 
55 A DC Low Calibration T LM HK-02 DP 16 88 DP 
, (,~.,.\'"''''~'''.,> .'"c·" ,"".",.", 
56 ADC High Calibration TLM HK-03 DP 16 90 DP ~.",,,,,~J,",'<# 
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Shield for 28 KHz Sub-bit Timing Pulses LSP CSE 17 
(Pin 26) to LSP 
ADP "X" +12 Volt Power Input PA12PX PDU 13 
DDP Continuous -12 Volt Power Input DP12NZ PDU 13 
DDP Continuous +12 Volt Power Input DP12PZ PDU 13 
DDP "Y" +5 Volt Power Input PD05PY PDU 13 
DDP "X ll +5 Volt Power Input PD05PX PDU 13 
DDP Continuous +5 Volt Power Input PD05PZ PDU 13 
------
Ninetieth Frame Pulse to HFE NFGZP Panel 70 
Frame Mark Pulse to HFE FMGZP Panel 70 
Data Demand Pulse to HFE DDGZP Panel 70 
Data Shift Pulses to HFE SLGZN Panel 70 
Digital Data From HFE EDGZP Panel 70 
LSG Free Mode Ose. Signal HK-23 Panel 130 
LSG T ide Signal HK-IO Panel 130 
LSG Seismic Signal HK-39 Panel 130 
MO. REV. Hit). 
AL 
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TABLE I (CONT'D) 
_FUNCTION CODE UNIT 
LSG Instrument Housing Pressure Signal HK-89 Panel 
LSG Heater Box Temp. Signal HK-68 Panel 
LSG Mass Changing Error Signal HK-54 Panel 
LSG Osc. Amplitude Signal HK-24 Panel 
LSG +15 Volt Monitor T LM HK-38 Panel 
LSG -15 Volt Monitor TLM HK-53 Panel 
LSG +5 Volt Monitor T LM HK-69 Panel 
PC U Auto-Changeover Sensor Status HK-13 PCU 
ADP Reset Relay Status TLM HK-90 PDU 
LEAM Temperature TLM HK-83 Panel 
LEAM Engineering T LM HK-84 Panel 
LEAM Survival Tem.p. TLM HK-85 Panel 
ADC Low Calibration TLM Output (~f) DP 
PD Status TLM HK-80 PDU 
ADC High Calibration TLM Output (HK-03) DP 

























































LSPE Temperature T LM 
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TABLE I (CONT'D) 
CODE 




UNIT CNCTR PIN 
LSP CSE 17 88 
RT 1 
Thermal Plate #1 Tem.p. T LM HK-04 RT 1 
Thermal Plate #2 Temp. TLM (HK-28) LSP 17 46 
Thermal Plate #2 Temp. T LM HK-28 RT 2 
Thermal Plate #3 Temp. Sensor Supply THPLV3 RT 3 
Thermal Plate #3 Temp. T LM HK-43 RT 3 
Therm.al Plate #4 Temp. Sensor Supply THPLV4 RT 4 
The.rrnal Plate #4 Temp. T LM HK-58° RT 4 
Thermal Plate #5 Temp. Sensor Supply THPLV5 RT 5 
Thermal Plate #5 Tempo T LM HK-71 RT 5 
REV. ~O. 
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REMARKS 
ORIGIN AND NOTES 
LSP 
DP Soldered to 
Sensor 
Sensor Soldered to 
Sensor 
DP Soldered to 
Sensor 
Sensor Soldered to 
Sensor 
DP Soldered to 
Sensor 
Sensor Soldered to 
Sensor 
DP Soldered to 
Sensor 
Sensor Soldered to 
Sensor 
DP Soldered to 
Sensor 
Sensor Soldered to 
Sensor 
PIN FUNCTION 




125 Data Shift Pulses (Spare) 
126 Frame Mark Pulse 
127 Ninetieth Frame Pulse (Spare) 
128 Data Gate Pulse (Spare) 
129 ----------
130 Data Demand Puls e (Spare) 





134 Ninetieth FraIne Pulse to LEAM 
135 Frame Mark Pulse to LEAM 
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CONNECTS TO: REMARKS 
CNCTR PIN ORIGIN AND NOTES 
16 155 DP Soldered to 
Sensor 
DP 
27 9 DP Connection 
in DVT model 





90 30 DP 


















Data Proces sor Specification 
Array E 
TABLE I (CONT'D) 
FUNCTION CODE UNIT 
Data Dem.andPulse to LEAM DDDZP Panel 
Data Shift Pulses to LEAM SLDZN Panel 
Digital Data From LEAM EDDZP Panel 
LSP Temperature TLM Output (HK-25) DP 
----------
Sunshield #1 (Top) Temp TLM HK-27 DP 
Sunshield #2 (Underside) Tem.p T LM HK-42 DP 
Thermal Bag Outer Multilayer Temp TLM HK-72 DP 
Thermal Bag Inner Multilayer Temp TLM HK-60 DP 
Com.mand Decoder 'A' Temp. TLM HK-48 CD 
Conunand Decoder 'B' Temp. TLM HK-49 CD 
Periodic Commands Status TLM RCEZP CD 
HK-86 
Thermal Plate #2 Temp. Sensor Supply THPLV RT 2 
A DP Status T LM HK-30 DP 
Receiver Case Temp. T LM ' fIK-16 Recvr 
Receiver IB' AGC Level TLM HK-36 Recvr 
~!v. !iO. 
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CONNECTS TO: REMARKS 
CNCTR PIN ORIGIN AND NOTES 
90 16 DP 
90 34 DP 
90 36 LEAM 
16 207 DP 
16 184 DP 
16 182 DP 
16 180 DP 
16 199 DP 
14 120 CD 
14 118 CD 
14 127 CD 
DP Soldered to 
Sensor 
16 153 DP Bi-State 
8 35 Recvr 


















Data Proces sor Specification 
Array E 
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TABLE I (CONTID) 
CONNECTS TO: 
FUNCTION CODE UNIT CNCTR 
Receiver 'A' AGC Level TLM HK-21 Recvr 8 
ADP Status TLM Output (HK-30) DP 16 
Transm.itter 'A t 23 Volt T LM (HK-81) LSPCSE 17 
DP Base Tem.po TLM Output (HK-33) DP 16 
----------





Even Fram.e Mark Pulse (for PSE in Alternate EFBZP 
Array) 
Data Gate Pulse to LSG DGBZP Panel 130 
----------
Digital Data Input (Spare) EDEZP 
----------
Test Point: 16906 KHz Pulses CLLZP 




15 March 1971 
o~,~·~.'~~~ 
REMARKS 
PIN ORIGIN AND NOTES 
31 Recvr 
149 DP Bi-State 





























TABLE I (CONT'D) 
FUNCTION CODE 
Ninetieth Fram.e Pulse to LMS NFEZP 
Frame Mark Pulse to LMS FMEZP 
Data Demand Pulse to LMS DDEZP 
Data Shift PuIs e s to LMS SLZEN 
Digital Data From. LMS EDEZP 
Vertical Structur e #1 (Left) Temp. T LM IlK-59 
Vertical Structure #2 (Right) Temp. TLM HK-87 
Bottom Structure Temp. T LM HK-15 
Front Structure Temp. T LM HK-46 
Wide Range T LM Sensor Supply (Spare) WRT SIR 
Wide Range TLM Output (Spare) WRT SIR 
Therm.al Bag Outer Multila yer Temp. Sensor TBOMTS 
Supply 
Therm. Bag Outer Multilayer Tem{]. TLM 
Output HK-72) 
Sunshield #2 (underside) Tem.p. Sensor .supply SSUNTS 
Sunshield #2 (under side) Temp. T LM Output 
(HK-42) 
Sunshield #1 (top) Tem.p. Sensor Supply SSTPTS 
~Oe ~£V. ~O. 
68 
March 1971 
CONNECTS TO: REMARKS 
UNIT CNCTR PIN ORIGIN AND NOTES 
Panel 140 13 DP 
Panel 140 15 DP 
Panel 140 17 DP 
Panel 140 21 DP 
Panel 140 19 LMS 
DP 16 219 DP 
DP 16 217 DP 
DP 16 215 DP 
DP 16 211 DP 
DP 
DP 
Panel 26 3 DP 
DP 16 143 DP 
Panel 25 3 DP 
DP 16 142 DP 

















TABLE I (CONT'D) 
CONNECTS TO: 
FUNCTION CODE . UNIT CNCTR PIN 
Sunshield #1 (top) Temp. TLM Output DP 16 141 
DDP Status T LM HK-70 DP 16 220 
Transmitter 'B' Hot Spot Temp. TLM HK-31 TxB 2 9 
Transmitter 'B' Case Temp. TLM HK-32 TxB 2 10 
Transmitter fA' Hot Spot Temp. TLM HK-18 TxA 1 9 
Transmitter 'A' Case Temp. T LM HK-19 TxA 1 10 
-12 Volt Power Monitor T LM Output (HK-79) DP 16 191 
-12 Volt Power Monitor TLM HK-79) DP 16 190 
PDM Temp. Sensor Supply PDMTSI Panel 24 1 
PDM Temp. TLM Output (HK-88) DP 16 157 
LMS Temp. Sensor Supply LMSTSS Panel 140 23 
R!V. ~O. 
REMARKS 
ORIGIN AND NOTES 
DP 
DP Bi-State 
TxB Teledyne Tx. 
Crystal Tem~ 
in BxA Tx. 
TxB Teledyne Tx. 
Case Temp. 
in BxA Tx. 
TxA Teledyne Tx. 
Crystal Tem: 
in BxA Tx. 
TxA Teledyne Tx. 
Case Temp 





















TABLE I (CONT/D) 
FUNCTION CODE 
Narrow Range TLM Temp. Sensor Supply NRTS2S 
(s_pare) 
Thermal Bag Inner Multilayer Tempo TBIMTS 
Sensor Supply 
LEAM Survival, Temp. Sensor Supply (HK-83) LEANST 
Thermal Bag Inner Multilayer Temp. T LM NRTSIR 
Narrow Range TLM Temp. Sensor Ret. (spare) 
Thermal Bag Inner Multilayer Tempo TLM NRTSIO 




Downlink Data to Transm.itter IA I TAKYP 
Downlink Data to Transmitter IB I TBKYP 
Data Shift Pulses to LSP (clock Pulse SLJZP 
Signal N £. 1) 
Digital Data from LSP EDJZP 
NO. ~!v. ~(fj. 
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CONNECTS TO: REMARKS 
UNIT CNCTR PIN ORIGIN AND NOTES 
DP 
Panel 26 1 DP 
LEAM 90 14 DP 
Panel 26 2 Panel If used 
DP 16 144 DP If used 
Test 27 4 DP 
Connector 
Test 27 5 DP 
Connector 
LSP CSE 17 53 DP 
















Data Proces sor Specification 
Array E 
TABLE I (CONT'D) 
FUNCTION CODE UNIT 
LSP Temperature TLM (HK-25) HK-25 DP 
Rear Structure Temp. TLM (HK-47) HK-47 DP 
Rea-r Structure Temp. T LM Output (HK -4 7) DP 
Rear Structure Temp. Sensor Supply (HK-47) RSTSI Panel 
Front Structure Temp. T LM Output (HK-46) DP 
Front Structure Temp. Sensor Supply (HK-46) FSTS1 Panel 
Uplink S'witch Delay Status (HK-O 1) UDSZP CD 
Bottom. Structure Temp. Sensor Supply BSTSI Panel 
(HK-15 ) 
Bottom Structure Temp. T LM Output (HK-15) DP 
Vertical Structure #2 (right) Temp. Sensor VSRTSI Panel 
Supply (HK-87) 
Vertical Structure #2 (right) Temp. TLM DP 
Output (HK-87) 
Vertical Strucbxre #1 (left) Temp. Sensor VSLTSI Panel 
Supply (HK-59) 
Vertical Structure #1 (left) Temp. TLM DP 
Output (HK-59) 




CONNECTS TO: REMARKS 
CNCTR PIN ORIGIN AND NOTES 
16 139 DP 
16 209 DP 
16 208 DP 
23 9 DP 
16 176 DP 
23 7 DP 
14 128 DP 
23 5 DP 
16 175 DP 
23 3 DP 
16 174 DP 
23 1 DP 
16 173 DP 
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TABLE I (CONT'D) 
CONNECTS TO: REMARKS 
FUNCTION CODE UNIT CNCTR PIN ORIGIN AND NOTES 
Transmitter 'B' 17 Volt Reg. TLM (HK-66) HK-66 TxB 2 14 TxB Teledyne Tx 
RF Output 
Pwr. in BxA 
Txo 
Transmitter 'B' 23 Volt Reg. T LM (HK-22) HK-22 TxB 2 13 TxB Teledyne Tx 
Current in 
BxA Tx. 
Transmitter 'A' 17 Volt Reg. TLM (HK-51) HK-51 TxA 1 14 TxA Teledyne Tx. 
RF Output 
Pwr. in BxA 
Tx. 
Transmitter 'A' 23 Volt Reg. TLM (HK-81) HK-81 TxA 1 13 TxA Teledyne Tx. 
Current in 
BxA Tx. 
DP Internal Temp. TLM Output (HK-34) DP' 16 226 DP 
DP Internal Tempo T LM HK-34 DP 16 225 DP 
+12 Volt Power Monitor TLM Output (HK-50) DP 16 228 DP 
+12 Volt Power Monitor TLM HK-50 DP 16 227 DP 




















TABLE I (CONT'D) 
FUNCTION CODE UNIT 
RTG Hot Frame #1 Tempo TLM HK-06 DP 
RTG Hot Frame #2 Temp. TLM HK-37 DP 
RTG Hot Fralne #3 Temp. TLM HK-52 DP 
RTG Cold Frame #1 Tempo TLM HK-07 DP 
RTG Cold Fra:me #2 Tempo TLM HK-67 DP 
RTG Cold Frame #3 Telnpo TLM HK-82 DP 
Receiver 'B' 1KHz Subcarrier Status TLM HK-17 Revr 
Receiver 'A' 1KHz Subcarrier Status TLM HK-09 Revr 
------------
Downlink Data to Transmitter 'BI TBKZN TxB 
Return for Downlink Data 
------------
Return for Downlink Data 
Downlink. Data to Transmitter 'A t TAKZN TxA 
Rt:V. ~~C. 
~ tt' .a.1L......ldb,\¥~~~\:,~~~~~ 
1 5 Mar ch 197 1 
·~ __ -=~~~~T"_C~ 
CONNECTS TO: REMARKS 
CNCTR PIN ORIGIN AND NOTES 
16 2 DP 
16 4 DP 
16 6 DP 
16 8 DP 
16 10 DP 
16 12 DP 
3 34 Revr Bi-State 
3 33 Revr Bi-State 
2 11 DP 
1 11 DP 
~O" ~l~V. 
AL 310910 
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TABLE I (CONT'D) 












In the Quaio and Flight Models the 90th Frame will be directly routed to the Command Decoder. 
FOR ALTERNATIVE ARRAY, WITH PSE, MODIFY PI6 LIST AS SHOWN: 
PIN FUNCTION 
73 X and Y Gain LoPo Status TLM 
75 Thermal Control Status TLM 
77 So Po Z Gain Status TLM 
78 Lo Po and So Po Calibration Status TLM 
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Array E 
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TABLE I (CONT'D) 
CONNECTS TO: REMARKS 
PIN FUNCTION CODE UNIT CNCTR PIN ORIGIN AND NOTES 
80 Z Gain Le Po Status TLM HK-38 PSE 9 17 PSE 
CSE 
81 Leveling Speed and Direction TLM HK-53 PSE 9 19 PSE 
CSE 
-82 Uncage Status TLM HK-69 PSE 9 34 PSE 
CSE 
104 Data Demand to PSE DDBZP PSE 9 31 DP 
CSE 
105 Data Shift Puls es to PSE SLBZN PSE 9 35 DP 
CSE 
106 Digital Data From PSE EDBZP PSE 9 37 DP 
CSE 
162 Even Frame Mark to PSE EFBZP PSE 9 27 DP 
CSE 
163 Data Gate Pulse to PSE DGBZP PSE 9 33 DP 
CSE 
Explanation of "Origin" Abbreviations 
CD - Command Decoder 
DP - Data Processor 
HFE - Heat Flow Experiment 
Procea sor Specification 
Array E 
TABLE I (CONT'D) 
LEAM - Lunar Ejecta and Meteroral Experiment 
LMS - Lunar Mas s Spectro!11eter 
LSG - Lunar Surface Gravimeter 
LSP - Lunar Surface P rofilometer 
peu - Power Conditioning Unit 
PDU - Power Distribution Unit 
PSE - Passive Seismic Experiment 
RCVR - Command Receiver 
TxA - Transmitter A 
TxB - Transmitter B 
Last Sheet of Specification 
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